

Introduction

Littelfuse offers a broad range of power semiconductor gate drivers with various features. These include both isolated and non-isolated drivers of different current classes, as well as drivers that incorporate safety features such as desaturation detection, soft turn-off, and fault state feedback. A gate driver evaluation platform has been introduced to enable customers to evaluate the gate driver portfolio under comparable conditions. This platform includes multiple gate driver boards that are compatible with mainboards designed for different power semiconductor packages. This manual describes the platform's mainboard for TOLL packages. It allows testing of various combinations of gate drivers and power transistors within the same setup. The mainboard can be equipped with different gate driver evaluation boards and various power transistors in TOLL packages.




Figure 1. Littelfuse gate driver evaluation platform mainboard for TOLL packages

Features

- Ability to test and compare different Littelfuse gate driver solutions with power semiconductors in TOLL packages
- Maximum operating voltage: 500 V
- Suitable for double pulse and application-related testing

Target Audience

This manual is intended for engineers working on power electronics hardware design and investigating optimal gate driver and power semiconductor solutions for their applications.

Contact Information

For more information on the evaluation board and application support, contact the Littelfuse Power Semiconductor team of product and applications experts: PowerSemiSupport@Littelfuse.com



Important Notes

Disclaimer Notice — The Customer (individually or, if you are acting on behalf of a company, the company) agrees to use the Evaluation Board solely for this purpose and subject to the terms of this Notice.

The design of the Evaluation Board has been tested by Littelfuse only as described in this document. The design is not qualified in terms of safety requirements, manufacturing and operation over the entire operating temperature range or lifetime.

The Evaluation Board is an engineering tool intended solely for laboratory use by qualified and experienced electrical engineers to evaluate the performance of Littelfuse power semiconductors and integrated circuit products according to the terms and conditions set forth in this document or other related documents supplied with the respective Evaluation Board. The Evaluation Board should not be used at all or as part of a finished product.

The Evaluation Board provided by Littelfuse is subject to functional testing only under typical load conditions. Evaluation Board is not subject to the same procedures as regular products regarding returned material analysis (RMA), process change notification (PCN) and product discontinuation (PD). Applications described are for illustrative purposes only and Littelfuse makes no representation that such applications will be suitable for the customer's specific use without further testing or modification.

Evaluation Boards are not commercial products and are intended solely for testing and evaluation purposes. They should not be used for reliability testing or production. As a result, the Evaluation Board may not comply with product-specific standards. The Customer must ensure that the Evaluation Board is handled in compliance with relevant requirements and standards of the country in which they are operated.

It is the responsibility of the Customer's technical departments to evaluate the suitability of the Evaluation Board for the intended application, based on their own performance criteria, conditions, specific application, compatibility with other components, and environmental conditions further to evaluate the completeness and correctness of the information provided in this document with respect to such application. The Customer is obliged to ensure that the use of the Evaluation Board does not cause any harm to persons or third-party property. The Evaluation Board and any information in this document is provided "as is" and Littelfuse disclaims any warranties, express or implied, including but not limited to warranties of non-infringement of third-party rights and implied warranties of fitness for any purpose, or for merchantability. There is no representation that operation of the Evaluation Board will be uninterrupted or error free.

Littlefuse shall not be responsible for any damages resulting from the use of the Evaluation Board and/or from any information provided in this document. The Customer is obliged to defend, indemnify and hold Littlefuse harmless from and against any claims or damages arising out of or resulting from any use thereof. Littlefuse reserves the right to modify this document and/or any information provided herein at any time without further notice.

The Evaluation Board is not a standard consumer or commercial product. As a result, any indemnification obligations imposed upon Littelfuse by contract with respect to product safety, product liability, or intellectual property infringement do not apply to the Evaluation Board.



Table of Contents

1. Overview	4
2. Pin Assignments	5
3. Schematics	6
4. Bill of Materials	6
5. Isolation Ratings	7
6. PCB Layout	7
7. PCB Assembly Data	9
List of Figures	
Figure 1. Littelfuse gate driver evaluation platform mainboard for TOLL packages	1
Figure 2. Gate driver evaluation mainboard block diagram	4
Figure 3. TOLL mainboard schematics.	6
Figure 4. PCB top layer	7
Figure 5. PCB layer 2	7
Figure 6. PCB layer 3	8
Figure 7. PCB bottom layer	8
Figure 8. PCB top assembly and dimensions	9
Figure 9. PCB bottom assembly	9

1. Overview

Figure 2 displays the block diagram and top view of the gate driver evaluation mainboard for TOLL packages. The board can be used for standard double pulse tests if it is not attached to a heatsink. For continuous operation, the board must be attached to a heatsink by using an electrically isolating thermal interface material. The desired driver evaluation boards are plugged onto the connectors X1 and X3 for high side connection, and connectors X2 and X4 for low side connection for testing purposes. The supply voltage and the control signals are provided through connector X6. Terminal block X5 is used for connecting the DC-Link voltage and auxiliary components, such as a choke or a resistor for double-pulse tests.




Figure 2. Gate driver evaluation mainboard block diagram

Table 1 contains the operating conditions of the driver evaluation mainboard.

Table 1. Operating conditions of the gate driver evaluation mainboard

Symbol	Davis or a star	Value			Unit
	Parameter	Min.	Тур.	Max.	Onit
V_{cc}	Board primary side supply voltage	11	12	13	V
U _{control}	Primary side control signal input voltage	_	5	5.5	V
U _{HV}	Secondary side operating voltage ⁽¹⁾	-	_	500	V
I _{HV}	Secondary side load current ⁽²⁾	_	_	50	А
T_{amb}	T _{amb} Operating ambient temperature			50	°C

Notes:

(1) See Section 5 for further details on isolation ratings.

(2) Operation in double pulse test. Not for continuous operation.

Please be aware that depending on the power semiconductor in use, the gate driver voltages on the driver evaluation boards must be adjusted accordingly. In standard configuration, the driver evaluation boards are equipped with power supply of +15/-9 V.



2. Pin Assignments

Table 2 describes the electrical connections of the mainboard. A 4-terminal socket strip is used to connect the gate driver evaluation boards on the primary side. On secondary side, the evaluation boards are connected via an 8-terminal socket strip. The power circuit is connected via a 3-pole terminal block.

Table 2. LEB-0034 pin assignments

Connector Name	Pin Number	Pin Name	Description		
X1	1	+12 V	+12 V supply high-side gate driver		
X1	2	GND	Primary-side GND		
X1	3	IN+	PWM input high-side gate driver		
X1	4	GND	Primary-side GND		
X2	1	+12 V	+12 V supply low-side gate driver		
X2	2	GND	Primary-side GND		
X2	3	IN+	PWM input low-side gate driver		
X2	4	GND	Primary-side GND		
X3	1	DESAT_FB	High-side desaturation detection feedback pin (reserved for IX4352NE)		
X3	2	SOURCE_EMITTER	High-side power transistor source/emitter connection		
X3	3	DRIV_OUT	High-side gate driver evaluation board gate output		
X3	4	SOURCE_EMITTER	High-side power transistor source/emitter connection		
X3	5	DRIV_OUT	High-side gate driver evaluation board gate output		
X3	6	SOURCE_EMITTER	High-side power transistor source/emitter connection		
X3	7	DRIV_OUT	High-side gate driver evaluation board gate output		
X3	8	GATE_FB	High-side gate feedback pin (reserved for IX4352NE)		
X4	1	DESAT_FB	Low-side desaturation detection feedback pin (reserved for IX4352NE)		
X4	2	SOURCE_EMITTER	Low-side power transistor source/emitter connection		
X4	3	DRIV_OUT	Low-side gate driver evaluation board gate output		
X4	4	SOURCE_EMITTER	Low-side power transistor source/emitter connection		
X4	5	DRIV_OUT	Low-side gate driver evaluation board gate output		
X4	6	SOURCE_EMITTER	Low-side power transistor source/emitter connection		
X4	7	DRIV_OUT	Low-side gate driver evaluation board gate output		
X4	8	GATE_FB	Low-side gate feedback pin (reserved for IX4352NE)		
X5	1	HV+	Load circuit positive terminal		
X5	2	HV-	Load circuit negative terminal		
X5	3	OUT	Half-bridge output terminal		
X6	1	+12V_LV	+12 V board supply		
X6	2	GND_LV	Primary-side GND		
X6	3	IN+_HS	High-side driver PWM input		
X6	4	GND_LV	Primary-side GND		
X6	5	IN+_LS	Low-side driver PWM input		
X6	6	GND_LV	Primary-side GND		

3. Schematics

The mainboard's schematic is depicted in Figure 3. On the left side, the driver control signals and the 12 V power supply are routed directly from connector X6 to the connectors X1 and X2 of the evaluation boards. The 12 V power supply line is equipped with reverse polarity protection. The right side of the schematic shows the power semiconductor circuitry on the mainboard. The Littelfuse MOSFETs in TOLL packages are connected in a half-bridge configuration, connected to a DC-Link with passive discharge resistors.




Figure 3. TOLL mainboard schematics

4. Bill of Materials

Table 3 contains the evaluation board's bill of materials.

Table 3. Bill of materials for the gate driver evaluation mainboard

Item	Quantity	Reference	Value	Description	Manufacturer	MPN
1	1	C3	7 μF	Film Cap 700 V 7 µF 5 % Kemet		C4AQJBU4700M1YJ
2	2	C4, C5	0.22 µF	MLCC X7R 2220 630 V 0.22µF	MLCC X7R 2220 630 V 0.22μF Kemet C	
3	2	R1, R2	1 Ω	Res 1 Ω 1 % 1206	Res 1 Ω 1 % 1206 - generic -	
4	2	R3, R4	10 kΩ	Res 10 kΩ 10 % 1206 - generic -		_
5	2	R5, R6	1 ΜΩ	Res 1 MΩ 3kV 5 % 2512 - generic -		_
6	1	D1	_	1 A low V _F Schottky barrier rectifier Nexperia PMEG6		PMEG6010EP, 115
7	2	Q1, Q2	_	MOSFET TOLL-package Littelfuse -		_
8	2	X1, X2	_	.100" Closed Entry Low Profile Socket Strip SAMTEC CE		CES-104-01-T-S
9	2	X3, X4	_	.100" Closed Entry Low Profile Socket Strip SAMTEC CES-108		CES-108-01-T-S
10	1	X5	_	Fixed Terminal Block 3P 6.35 mm 90° Phoenix Contact 1714968		1714968
11	1	X6	_	Pin header 0.1" pitch 6-pin	SAMTEC	TSW-106-23-H-S

5. Isolation Ratings

The creepage distances between primary- and secondary- side on the mainboard are very large. The isolation capability between primary- and secondary-side of the overall setup is therefore given by the isolation capability of the gate driver evaluation board, which is mounted on the mainboard. Refer to the user manual of the respective driver evaluation board.

The board is specified for a maximum operating voltage of 500 V. In accordance with the IEC 60664-1 standard, the assumption of pollution degree 2 and material group 1 of the PCB-material, the required creepage distances for 500 V operating voltage are 2.5 mm.

6. PCB Layout

Figures 4 to 7 display the four copper layers of the PCB.




Figure 4. PCB top layer




Figure 5. PCB layer 2




Figure 6. PCB layer 3




Figure 7. PCB bottom layer

7. PCB Assembly Data

Figure 8 and Figure 9 depict the PCB assembly, including the mechanical dimensions of the mainboard.




Figure 8. PCB top assembly and dimensions




Figure 9. PCB bottom assembly

Revision History

Date	Date Revision Changes	
April 2025	1.0	Initial Release

Disclaimer Notice: Information furnished is believed to be accurate and reliable. However, users should independently evaluate the suitability of and test each product selected for their own applications. Littleffuse products are not designed for, and may not be used in, all applications. Read complete Disclaimer Notice at http://www.littleffuse.com/disclaimer-electronics.