LQ05041QCS6

5 V, 4 A, Ultra Low Consumption Load Switch With Slew Rate Control





Pinout Designation



0.97 mm x 1.47 mm x 0.55 mm WLCSP

Pin Description

Pin #	Pin Name	Description
A1,B1	V _{OUT}	Switch output
A2,B2	V _{IN}	Switch Input. Supply voltage for IC
C1	GND	Ground
C2	EN	Enable to control the switch

Description

The LQ05041QCS6 is an ultimated efficient, 4 A rated integrated load switch with slew rate control. This remarkable device incorporates cutting-edge technology that achieves industry-leading performance in terms of the lowest R_{ON}, quiescent current (I_D), and shutdown current (I_{SD}). A reduced R_{ON} minimizes conduction losses, and the low I_D and I_{SD} solutions empower designers to curtail parasitic leakage current, enhance system efficiency, and extend battery lifespan.

The integration of slew rate control within the LQ05041QCS6 serves as a critical enhancement to system reliability, effectively mitigating voltage swings on the bus during switching events. In situations where uncontrolled switches might otherwise generate substantial inrush currents, leading to voltage droop and potential bus reset events, the slew rate control functions to confine inrush current during activation, thereby minimizing the voltage droop.

The LQ05041QCS6 load switch device is designed in a chip scale package of 0.97 mm x 1.47 mm x 0.55 mm with 6 bumps and 0.5 mm pitch and support an extensive input voltage range, enhancing both the operational lifespan and the resilience of the system. Additionally, this single device can serve in various voltage rail applications, streamlining inventory management and lowering operational expenses.

Features and Benefits

- Low R_{on}: 15 mΩ Typ @ 5.5 V_{IN}
- Ultra-low I₀: 3 nA Typ @ 5.5 V_{IN}
- Ultra-low I_{SD}: 50 nA Typ @ 5.5 V_{IN}
- I_{out} max: 4 A
- Wide input range: 1.1 V to 5.5 V, 6 Vabs max
- \blacksquare Controlled rise time: 400 μs at 3.3 $V_{_{\rm IN}}$

- Internal EN pull-down resistor
- Integrated output discharge switch
- Wide operating temperature range: -40 °C ~ 85 °C
- HBM: 6 kV, CDM: 2 kV
- Ultra-small: 6 bumps in a 0.97 mm x 1.47 mm x 0.55 mm WLCSP

Applications

- Mobile devices
- Data storage, SSD
- IoT devices
- Wearables
- Low power subsystems

Functional Block Diagram



Typical Applications



Absolute Maximum Rating

Symbol	Parameter			Max	Unit
$V_{in'}V_{out'}V_{en}$	Each Pin Volta	Each Pin Voltage Range to GND			V
I _{out}	Maximum Continuous Switch Current			4	А
P _D	Power Dissipation at $T_A = 25 \text{ °C}$			1.2	W
T _{stg}	Storage Junction Temperature			150	°C
TJ	Maximum Junction Temperature			150	°C
θ _{JA}	Thermal Resistance, Junction to Ambie		85	°C/W	
FCD	Electrostatic Discharge Capability	Human Body Model, JESD22-A114	6		kV
ESD		Charged Device Model, JESD22-C101	2		kV

Note: Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions; extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Recommend Operating Conditions

Symbol	Parameter	Min	Max	Unit
V _{IN}	Supply Voltage	1.5	5.5	V
T _A	Ambient Operating Temperature	-40	85	°C

Note: The device is not guaranteed to function outside of the recommended operating conditions.

Electrical Characteristics ($V_{IN} = 1.1 \text{ V to } 5.5 \text{ V}$, typical values are at $V_{IN} = 3.3 \text{ V}$ and $T_A = 25 \text{ °C}$. Unless otherwise noted)

Symbol	Parameter	Test Conditions		Min	Тур	Мах	Unit
asic Operati	ion						
V _{IN}	Supply Voltage			1.1		5.5	V
		EN = Enable, I _{out} = 0	0 mA, $V_{IN} = V_{EN} = 5.5 V$		540		nA
Ι _Ω	Quiescent Current	EN = Enable, $I_{OUT} = 0 \text{ mA}, V_{IN} = V_{EN} = 5.5 \text{ V}^1$			3		nA
		EN = Enable, $I_{out} = 0$ mA, V	$V_{\rm IN} = \rm VEN = 5.5 V, T_{\rm A} = 85 \ ^{\circ}\rm C^{1.5}$		10		nA
		EN = Disable, I _{ou}	_T = 0 mA, V _{IN} = 1.1 V		9		nA
		EN = Disable, I _{out}	_T = 0 mA, V _{IN} = 1.8 V		11		nA
		EN = Disable, I _{out}	_r = 0 mA, V _{IN} = 3.3 V		16		nA
I _{SD}	Shutdown Current	EN = Disable, I _{out}	_r = 0 mA, V _{IN} = 4.5 V		20		nA
		EN = Disable, I _{out}	_r = 0 mA, V _{IN} = 5.5 V		50	100	nA
		EN = Disable, $I_{OUT} = 0$ mA, $V_{IN} = 5.5$ V, $T_{A} = 55$ °C ⁵			250		nA
		EN = Disable, I _{out} = 0 n	nA, V _{IN} = 5.5 V, T _A = 85 °C ⁵		1.7		μA
	On-Resistance		T _A = 25 °C		15	17	mΩ
		$V_{IN} = 5.5 \text{ V}, \ I_{OUT} = 500 \text{ mA}$	T _A = 85 °C ⁵		17		mΩ
D		VI _{IN} = 3.3 V, I _{OUT} = 500 mA	T _A = 25 °C		18	21	m۵
R _{on}			T _A = 85 °C ⁵		21		m۵
		$V_{\rm IN} = 1.8$ V, $I_{\rm OUT} = 300$ mA	T _A = 25 °C		28		m۵
		$V_{_{\rm IN}}$ = 1.1 V, $I_{_{\rm OUT}}$ = 100 mA	T _A = 25 °C		55		mΩ
R_{DSC}	Output Discharge Resistance	$E_{\rm N}$ =Low , $I_{\rm FORCE}$ = 10 mA			80	100	Ω
		V _{IN} = 1.1 - 1.8 V		0.9			V
V _{IH}	EN Input Logic High Voltage	V _{IN} = 1.8 - 5.5 V		1.2			V
		V _{IN} = 1	.1 - 1.8 V			0.3	V
V_{IL}	EN Input Logic Low Voltage	V _{IN} = 1.8 - 5.5 V				0.4	V
R _{EN}	EN pull down resistance	E _N = 5.5 V		7	10.1	13	M
I _{en}	EN Current	E _N = 5.5 V				0.8	μΑ
witching Ch	aracteristics						
t _{don}	Turn-On Delay ²	R _{out} = 150 Ω, C _{out} = 0.1 μF			250		μs
t _R	V _{out} Rise Time ²				400		μs
t _{don}	Turn-On Delay ^{2.5}	R _{out} = 500 Ω, C _{out} = 0.1 μF			240		μs
t _R	V _{out} Rise Time ^{3.4.5}				390		μs
t _{dOFF}	Turn-Off Delay ^{3.4.5}	R _{out} = 10 Ω, C _{out} = 0.1 μF			0.4		μs
t _F	V_{out} Fall Time ^{3.4.5}				1.5		μs
t _{dOFF}	Turn-Off Delay ^{3.4.5}	R _{out} = 500 Ω, C _{out} = 0.1 μF			1.3		μs
t _F	V _{out} Fall Time ^{3.4.5}				16		μs

Notes:

1. $\mathrm{I_{o}}$ does not include enable pull down current through the pull-down resistor RPD.

2. $t_{ON} = td_{ON} + t_{R}$ 3. $t_{OFF} = td_{OFF} + t_{F}$

4. Output discharge path is enabled during off.
5. By design; characterized, not production tested.



Timing Waveforms



Typical Performance Characteristics

Figure 1 - On-Resistance vs. Supply Voltage



Figure 3 - Quiescent Current vs. Supply Voltage



Figure 2 - On-Resistance vs. Temperature











Figure 7 - EN Input Logic High Threshold

-40°C

25°C

85°C

4.1

5.1

Figure 5 - Shutdown Current vs. Supply Voltage

10.000 (M_{II}) 1.000 $V_{IN} = 5.5V$ $V_{IN} = 3.3V$ $V_{IN} = 1.1V$ $V_{IN} = 1.1$

Figure 6 - Shutdown Current vs. Temperature







3.1

SUPPLY VOLTAGE (V)



Figure 10 - EN Input Logic Low Threshold Vs. Temperature





1.30

1.20

1.10

1.00

0.90

0.80

0.70

0.60

0.50

1.1

2.1

EN INPUT LOGIC HIGH VOLTAGE (V)

Figure 11 - V_{OUT} Rise Time vs. Temperature



Figure 12 - Turn-On Delay Time vs. Temperature



Figure 13 - V_{out} Discharge Resistance vs. Temperature



Figure 14 - Enable Pulldown Current vs. Temperature





Figure 16 - Turn-On Response V_{IN} =3.3 V, C_{IN}=1.0 µF, C_{OUT} = 0.1 µF, R_L = 500 Ω





2

Vout [1 V/div]

200 µs/div

Application Information

The LQ05041QCS6 is a highly efficient integrated load switch with a 4 A capacity. It allows a fixed slew rate control to limit inrush current when activated. This device works with a wide input voltage range, from 1.1 V to 5.5 V, and has minimal on-resistance to reduce power loss. When it is off, it has very low leakage current, saving power resources. It is in a chip scale size package at 0.97 mm x 1.47 mm x 0.55 mm with 6 bumps at a 0.5 mm pitch make it ideal for efficient manufacturing in the space-saving required applications.

Input Capacitor

Although this is not required to have an input capacitor. Suggest to use a $0.1 \ \mu$ F capacitor positioned near the VIN pin to address voltage fluctuations on the input power rail that may occur as a result of transient inrush current during startup. To reduce the extent of the input voltage drop, suggest to use a higher input capacitor value.

Output Capacitor

An output capacitor is not mandatory for the LQ05041QCS6. Nevertheless, it is advisable to employ an output capacitor to minimize voltage undershoot on the output pin during switch-off.

Voltage undershoot may arise due to parasitic inductance from board traces or deliberate load inductances. In the presence of load inductances, utilizing an output capacitor can enhance output voltage stability and overall system reliability. Position the C_{out} capacitor in close proximity to the V_{out} and GND pins.

EN pin

The LQ05041QCS6 can be turned on by setting the EN pin to a high level. Be aware that there is an internal pull-down resistor in EN pin which can pull the primary switch to "off state" as long as no EN signal from an external controller is applied.

Output Discharge Function

The device incorporates an internal discharge N-channel FET switch located at the VOUT pin. When the EN signal switches the primary power FET to an off state, the N-channel switch activates to rapidly discharge the output capacitor.

Board Layout

To minimize the impact of parasitic inductance, it is advisable to keep all traces as short as possible. Using wider traces for V_{IN} , $V_{OUT'}$ and GND is recommended to mitigate parasitic effects during dynamic operations and enhance thermal efficiency under high load currents.

Dimensions



- 6X Øb - ⊕Øddd@CBA

Dimension	Millimeters				
Dimension	Min	Nom	Мах		
А	0.500	0.550	0.600		
A1	0.225	0.250	0.275		
A2	0.250	0.275	0.300		
A3	0.020	0.025	0.030		
D	1.460	1.470	1.485		
E	0.960	0.970	0.985		
D1	0.950	1.000	1.050		
E1	0.450	0.500	0.550		
b	0.260	0.310	0.360		
е	0.500 BSC				
SD	0.000 BSC				
SE	0.250 BSC				
Tol. of Form & Position					
aaa	0.100				
bbb	0.100				
ссс 0.050					
ddd	ddd 0.050				





Product Disclaimer - Littelfuse products are not designed for, and shall not be used for, any purpose (including, without limitation, automotive, military, aerospace, medical, lifesaving, life-sustaining or nuclear facility applications, devices intended for surgical implant into the body, or any other application in which the failure or lack of desired operation of the product may result in personal injury, death, or property damage) other than those expressly set forth in applicable Littelfuse product documentation. Warranties granted by Littelfuse shall be deemed void for products used for any purpose not expressly set forth in applicable Littelfuse documentation. Littelfuse shall not be liable for any claims or damages arising out of products used in applications not expressly intended by Littelfuse as set forth in applicable Littelfuse documentation. The sale and use of Littelfuse products is subject to Littelfuse Terms and Conditions of Sale, unless otherwise agreed by Littelfuse. "Littelfuse" includes Littelfuse, Inc., and all of its affiliate entities.

https://www.littelfuse.com/legal/disclaimers/product-disclaimer.aspx

