Protection IC Datasheet

LS0502SCD33

Super Capacitor Protection IC for Backup Power Applications





Functional Block Diagram



Typical Applications



Description

The LS0502SCD33 is a complete solution for system with backup storage capacitor or capacitor bank. It integrates input overvoltage, overcurrent protection circuit, a reverse blocking switch and super capacitor charging control circuit. It also has built-in cell balance to provide protection over two cell super capacitor system.

When the main supply is present and above the minimum system supply voltage, system will draw power from input supply. At the same time, integrated linear charger charges the storage element at up to 300 mA current. Once the storage element is charged, the circuit draws only 2.5 μ A of current while it maintains the super capacitor or other storage element in its ready state. When the main supply is removed, the integrated reverse blocking switch will block current flow from system rail to input. The linear charger will be turned on to provide power to system rail with low resistance path with up to 2 A current.

Integrated cell balancing circuit will keep monitoring the cell voltage when charging and keep the two cells voltage at same level.

The LS0502SCD33 is externally programmable for input current limit, input overvoltage, charge current limit, and charge voltage limit. It provides a flag signal when input supply is unplugged so that main system can taking action.LS0502SCD33 is available in DFN3X3-10 package.

Features and Benefits

- 3.3 V to 5.5 V System Voltage
- 18 V Input Rating with Overvoltage Protection
- Programmable 1.1 V to 5.3 V Cap Voltage Range
- Programmable Super Capacitor Charge Current
- Programmable Input
 Overcurrent Protection
- Automatic Cell Balancing

Applications

- Handheld Industrial Equipment
- Dash Camera

- Automatic Main/Backup Switchover
- Up to 2 A Discharge Current
- Programmable Voltage and Current Thresholds
- ±2 % Threshold Accuracy
- 2.5 µA Ready Quiescent Current
- Small Solution Size
- DFN Package
- SmartMeter
- Portable Device with Removable Battery







Exposed Pad on Backside

Pin #	Pin Name	Description
1	VIN	Input Power Supply. Connect to a 5 V system supply rail and bypass with a 10 μF capacitor to GND.
2	PFB	Input voltage sensing input. Connect to the center point of a resistor divider from VIN to GND. It is compared with internal 1.2 V reference. When PFB is below1.2 V, PFLTB will pull high to indicate input power failure."
3	ILIMT	Input overcurrent protection setting pin. Connect a resistor to ground the set the input overcurrent protection level. If ILIMT is short to GND, input current limit is set to 3 A. If ILIMT is floating, input current limit is 0 A. The Limit current is determined by the equation: ILIMT = $30 \text{ A}^* \text{k}\Omega/\text{RLIMIT}$
4	ICHG	Charge Current Input. This pin sets the maximum current level for charging super capacitor. The charger current recommend <350 mA (R_{cHG} >10 k). The Charge Current is determined by the equation: ICHG = 3.3 A*k Ω/R_{cHG}
5	GND	Ground.
6	PFLTB	Open-Drain input power failure indicator. PFLTB goes low when the PFB drop below 1.2 V or (VIN-VSYS) exceed 360 mV. Connect to an external pull up resistor.
7	CFB	VCAP Feedback. Connect to the upper point of a resistor divider from VCAP to GND. Part stops charging super capacitor when CFB voltage is above 1.1 V.
8	VMID	Super capacitor balance point. Connect to center point of stacked two super capacitors.
9	VCAP	Super Cap. Connect to top point of two super cap stacks.
10	VSYS	Supply rail for internal system. Power is draw from VIN when valid input supply is present. When input power failed, power will be provided by super capacitor connected to VCAP.
EP	EP	Note: EP use conductive glue and GND PAD has no down bonding.

Protection IC Datasheet

LS0502SCD33 Super Capacitor Protection IC for Backup Power Applications

Absolute Maximum Rating (Reference to GND)

Symbol	Value	Units
VCAP, VSYS, PFLTB to GND	-0.3 to +6	V
VIN to GND	-0.3 to +18	V
VMID, CFB to GND	-0.3 to VCAP+0.3	V
PFB, ILIMT, ICHG to GND	-0.3 to VSYS+0.3	V
ESD	Class 2	-
Lead Temperature (Soldering 10 s)	260	°C
Junction Temperature Range	-40 to +150	°C
Storage Temperature Range	-65 to +150	°C

Notes: Stress exceeding those listed "Absolute Maximum Ratings" may damage the device.

Thermal information

Symbol	Value	Units
Maximum Power Dissipation (T_{_{\rm A}} = 25 °C)	2.3	W
Thermal Resistance (θ_{JA})	53	°C/W
Thermal Resistance (θ_{JC})	25	°C/W

Notes:

1. Measured on JESD51-7, 4-Layer PCB.

2. The maximum allowable power dissipation is a function of the maximum junction temperature $T_{\rm J,MAK'}$ the junction to ambient thermal resistance $\theta_{\rm JA}$ and the ambient temperature $T_{\rm A}$. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P $_{\rm D,MAK} = (T_{\rm J,MAK}, T_{\rm A})/\theta_{\rm JA}$. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.

Recommend Operating Conditions

Symbol	Value	Units
Input Voltage (VIN)	+3.3 to +5.5	V
Cap Voltage (VCAP)	+0.8 to +5.5	V
Operating Temperature Range	-40 to +85	°C
Junction Temperature Range	-40 to +125	°C

Notes: The device is not guaranteed to function outside of the recommended operating conditions.

Electrical Characteristics ($T_A = +25$ °C, VIN = 5 V, VCAP = 5 V, unless otherwise specified)¹

Parameter	Test Conditions	Min	Тур	Max	Unit
Input Voltage Range	-	3.3	-	5.5	V
VSYS Charging Supply Current	PFB>1.2 V, VIN = 5 V	-	650	-	μA
VSYS Backup Supply Current	PFB = 0, VCAP = 5 V	-	1.5	-	μA
VCAP UVLO Threshold	VCAP falling	1.45	1.65	1.85	V
VCAP UVLO Hysteresis	-	-	200	-	mV
INPUT OVP OCP Switch					
Input Overvoltage Protection Threshold voltage	VIN Rising	-	min: 5.6, max: 6.4	-	V
Input Overvoltage Hysteresis	-	-	0.4	-	V
Input Overcurrent level	$R_{ILIMT} = 25.5 \text{ k}\Omega$	-	min: 0.96, max: 1.44	-	А
Max Input Overcurrent Level	VIN>4.2 V,ILIMT connect to GND	-	3	-	А
Input Overvoltage Switch Rdson	_	-	0.1	-	Ω
Ideal Diode					
Drain Source regulation voltage	_	-	25	-	mV
Source Drain fast reverse blocking threshold voltage 2	-	-	-20	-	mV
PMOS Rdson	_	-	50	-	mΩ
PMOS Leakage Current	-	-	-	0.1	μA

Notes:

1. Limits are 100 % production testes @ T_A = +25 °C, unless otherwise noted. Limits over the temperature range are guaranteed by design.

2. Guaranteed by design, not production tested.



Electrical Characteristics ($T_A = +25$ °C, VIN = 5 V, VCAP = 5 V, unless otherwise specified) ¹

Parameter	Test Conditions	Min	Тур	Max	Unit
Super Capacitor Charger/Discharger					
$V_{\rm CFB}$ Threshold Voltage to Stop Charging	-	1.04	1.08	1.12	V
V _{CFB} Hysteresis	_	-	40	-	mV
CFB Regulation Reference Voltage	-	1.05	1.1	1.15	V
CFB Leakage Current	-	-	-	50	nA
Charge Current	$R_{ICHG} = 33 \text{ k}\Omega, \text{VCAP} = 3 \text{ V}$	75	100	125	mA
Charge Current	$R_{ICHG} = 33 \text{ k}\Omega, \text{VCAP} = 0 \text{ V}$	30	45	60	mA
Charging/Discharging PMOS Rdson	_	-	100	-	mΩ
Capacitor Voltage Clamp for each Capacitor	-	2.44	2.65	2.76	V
Maximum Capacitor Stack Voltage	_	4.88	5.3	5.52	V
VMID Balance Source Current Threshold	VCAP = 4 V, VMID Rising	1.93	1.99	2.04	V
VIVID Balance Source Current Infeshold	VCAP = 4 V, VMID Falling	1.92	1.98	2.03	V
	VCAP = 4 V, VMID Rising	1.96	2.02	2.07	V
VMID Balance Sink Current Threshold	VCAP = 4 V, VMID Falling	1.95	2.01	2.06	V
PMOS Body Diode Switch (VCAP-VSYS) Threshold Voltage	VCAP ramp up from below VSYS	-	100	-	mV
PMOS Charge Mode and Switch Body $V_{\rm DS}$ Threshold Voltage	VCAP ramp down from above VSYS	-	250	-	mV
VCAP Charge Mode Threshold (VSYS-VCAP) Voltage	VCAP ramp down from above VSYS	-	10	-	mV
VCAP Charge Threshold (VSYS- VCAP) Hysteresis Voltage	VCAP ramp up from below VSYS	-	-100	-	mV
Input Power Fail Comparator					
V _{PFB} Threshold Voltage (Falling)	-	-	1.2	-	V
V _{PFB} Hysteresis	_	-	85	-	mV
VSYS Power Good Threshold	VIN -VSYS	-	260	-	mV
VSYS Power Fail Threshold	VIN-VSYS	-	320	-	mV
PFLT Output Low Voltage	I _{SINK} = 1 mA	-	100	-	mV
PFLT High Impedance Leakage	V _{PFLT} = 5 V	-	-	0.1	μA
PFLT Deglitch Time	-	-	3.5	-	ms
Thermal Shutdown Temperature	$T_{ m J}$ rising, 30 °C typical hysteresis	-	150	-	°C
Thermal Shutdown Hysteresis	-	-	30	-	°C

Notes:

1. Limits are 100 % production testes @ T_{A} = +25 °C, unless otherwise noted. Limits over the temperature range are guaranteed by design.

2. Guaranteed by design, not production tested.



Typical Performance Characteristics (CIN = 22 μ F, CSYS = 22 μ F, RLIMT = 13 k Ω , RCHG = 12 k Ω , TA = +25 °C)



Figure 2 : Charger Current vs. VCAP Voltage

Figure 3 : Charger VIN Power on



Figure 5 : Charging Time (SuperCap1 = SuperCap2 = 20 F)



Figure 4 : Charger VIN Power off











Figure 7 : Charger Mode VCAP Short

Figure 8 : Charger TC Mode* -> CC Mode



Note: *Refer to LS0502SCD33S









Figure 10 : VIN OVP Protection





Figure 12 : Charger Mode VSYS Short

Figure 14 : Discharge Mode VSYS Short





Figure 13 : Charger Mode VSYS Short Recovery





Description

For applications which require backup power in harsh environment, Lithium-Ion battery cannot be used due to limited temperature range. Super capacitor with wide operating temperature range and high power/energy density, provides a safe and compact solution. For many systems, the high operating voltage (>3 V) requires a power management system for super capacitor with two stacked cells or use a BOOST converter with inductor. Many systems also require long standby time (weeks of time), this need can only be realized with very low quiescent current.

LS0502SCD33 provides a flexible, integrated and compact storage capacitor or capacitor bank backup solution with extensive protection function to ensure a safe, efficient, compact and low cost solution for these applications. LS0502SCD33 integrates input overvoltage/ current protection to prevent damage to following system. It also integrates an ideal diode for reverse blocking when input voltage is lost.

LS0502SCD33 integrates a linear charger to charge super capacitor with as high as 350 mA current to achieve fast and safe charging. The charging devices also act as power path control switch. When input power is lost, this switch can be turned on to keep the system rail stable in backup mode. In backup mode, quiescent current draw from super capacitor is only 2.5 µA. This ensures very long standby time of the system with low capacitance super capacitor.

LS0502SCD33 integrates a programmable Input voltage monitor. When input voltage drops below certain voltage set by resistor divider connected to PFB pin, a flag signal on PFLTB will inform the following system about the event so that preventative actions can be taken like process and save data in DRAM. With 2 super capacitors in stack, LS0502SCD33 integrates cell balancing function. During charging mode, voltage between two stack capacitor is compared with half of total capacitor voltage. Current is diverted to keep these two voltages

close to each other. LS0502SCD33 also integrates cell monitoring and protection circuit. This circuit monitors voltage for each capacitor. During charging mode, if any capacitor voltage reaches 2.65 V, charging will be stopped until this fault is gone. Same way, during discharge mode, if any of the capacitor voltage drop below ground, discharging will be stopped to protect the capacitors.





Operation

The system should have three states: STANDBY State, CHARGE State, DISCHARGE State and UVLO State.

STANDBY State:

1.VCAP > VSYS, VIN is still available and PFB higher than threshold voltage. Or,

2.VCAP reaches setting point by CFB and VIN is still available and PFB higher than threshold. Or,

3.Any of the two super capacitor voltage reaches internal protection point and VIN is still available.

In STANDBY State, M3 FET should be kept OFF. M3 body diode need to be switches according to VSYS VCAP voltage.

CHARGE State:

VSYS > VCAP, VIN is available and healthy; VCAP is below setting point by CFB. Both super capacitors are below overvoltage protection point. In this state, M3 will turn off with current limit set by ICHG.

Two possible features need to be evaluated:

1. Input DPPM. If input voltage drop and PFB voltage drops close to set point, we can fold back charge current to limit current drain from weak input source

2. Soft charging ending. When VCAP is charged and CFB voltage getting close to set point, we can fold back charge current so that when charge stops, voltage drop on any impedance in series with capacitor doesn't cause oscillation between charge mode/standby mode.

DISCHARGE State:

When PFB is below threshold, we consider input power source is gone. In this case, OVP FET is turned off. Ideal diode should be turned off too. Power path control FET M3 is turned on to connect VCAP to VSYS. Transition from Charge Mode or Standby Mode to Discharge Mode need to be smooth without huge inrush current, at the same time, it cannot let VSYS drop too much which might cause downstream system to shut down.

In Discharge mode, all the bias current is supplied by VCAP. To extend operating time, quiescent current need to be below 1 µA in this case. Circuits need to be alive are: 1. M3 overcurrent detection circuit; 2. UVLO detection circuit for VCAP.

UVLO State:

In case the system runs on Super Capacitor for long time without recharge, eventually VCAP will drop too low to sustain the function of the whole system When VCAP drops too low, we will enter UVLO state. In this state, all the circuit is shut down. This state can only be cleared if VIN is supplied.



PCB Layout Guideline

- The high current paths (GND, VIN, VSYS and VCAP) should be placed very close to the IC with short, direct and wide traces.
- Put the input capacitors and VSYS capacitors as close to the VIN/VSYS and GND pins as possible.
- Keep the VIN and GND pads connected with large copper and use at least two layers for IN and GND trace to achieve better thermal performance. Also, add several vias with 10 mil_drill/18 mil_copper_width close to the VIN and GND pads to help on thermal dissipation.
- Four-layer layout is strongly recommended to achieve better thermal performance.



Protection IC Datasheet

LS0502SCD33 Super Capacitor Protection IC for Backup Power Applications



Soldering Parameters

Average ramp up rate (Tsmin toT _p)		
- Temperature Min (T _{s(min)})	150 °C	
- Temperature Max (T _{s(max)})	200 °C	
-Time (min to max) (t _s)	60 – 120 seconds	
- Temperature(T _L)	217 °C	
-Time(t _L)	60~150 seconds	
Peak Temperature (T _p)		
Time within 5°C of actual Peak Temperature (t _p)		
Ramp-down Rate		
Time 25°C to Peak Temperature (T _P)		
	 Temperature Min (T_{s(min)}) Temperature Max (T_{s(max})) Time (min to max) (t_s) Temperature(T_L) Time(t_L) ure (T_p) C of actual Peak Temperature (t_p) ate 	

Notes:

1. Tolerance for peak profile Temperature(T_p) is defined as a supplier minimum and a user maximum.

2. Tolerance for time at peak profile temperature (t_p) is defined as a supplier minimum and a user maximum.

Ordering Information

Part Number	Marking	Package	Min. Order Qty.
LS0502SCD33	0502SC	DFN3x3_10L	5000/Tape & Reel







Pb-free Process – Classification Temperatures (TC)

Package Thickness	Volume mm³ <350	Volume mm³ 350-2000	Volume mm³ >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm–2.5 mm	260 °C	250 °C	245 °C
>2.5 mm	250 °C	245 °C	245 °C

Note: For all temperature information, please refer to topside of the package, measured on the package body surface.







Dimension	Millin	Millimeters		hes
Dimension	Min	Max	Min	Max
А	0.70	0.80	0.028	0.031
A1	0.00	0.05	0.000	0.002
b	0.18	0.30	0.007	0.012
D	2.90	3.10	0.114	0.122
D1	2.10	2.60	0.083	0.102
E	2.90	3.10	0.114	0.122
E1	1.35	1.80	0.053	0.071
е	0.	50	0.0)20
L	0.30	0.50	0.012	0.020

Dimensions - DFN3x3_10L

Carrier Tape & Reel Specification - DFN3x3_10L

0



Feeding direction

<u> </u>	Symbol	Millimeters
	Α	4.0
	В	1.5
	С	12.0
	D	8.0
	E	13 inch
	F	13.0

Product Disclaimer - Littelfuse products are not designed for, and shall not be used for, any purpose (including, without limitation, automotive, military, aerospace, medical, life-suring, life-sustaining or nuclear facility applications, devices intended for surgical implant into the body, or any other application in which the failure or lack of desired operation of the product may result in personal injury, death, or property damage) other than those expressly set forth in applicable Littelfuse product documentation. Warranties granted by Littelfuse shall be deemed void for products used for any purpose not expressly set forth in applicable Littelfuse documentation. Littelfuse shall be liable for any claims or damages arising out of products used in applications not expressly intended by Littelfuse as set forth in applicable Littelfuse documentation. The sale and use of Littelfuse products is subject to Littelfuse Terms and Conditions of Sale, unless otherwise agreed by Littelfuse. "Littelfuse" includes Littelfuse, Inc., and all of its affiliate entities. https://www.littelfuse.com/legal/disclaimers/product-disclaimer.aspx

